|
|
|
@@ -852,7 +852,7 @@ static struct mlxreg_core_item mlxplat_mlxcpld_comex_items[] = {
|
|
|
|
|
static
|
|
|
|
|
struct mlxreg_core_hotplug_platform_data mlxplat_mlxcpld_default_data = {
|
|
|
|
|
.items = mlxplat_mlxcpld_default_items,
|
|
|
|
|
.counter = ARRAY_SIZE(mlxplat_mlxcpld_default_items),
|
|
|
|
|
.count = ARRAY_SIZE(mlxplat_mlxcpld_default_items),
|
|
|
|
|
.cell = MLXPLAT_CPLD_LPC_REG_AGGR_OFFSET,
|
|
|
|
|
.mask = MLXPLAT_CPLD_AGGR_MASK_DEF,
|
|
|
|
|
.cell_low = MLXPLAT_CPLD_LPC_REG_AGGRLO_OFFSET,
|
|
|
|
@@ -892,7 +892,7 @@ static struct mlxreg_core_item mlxplat_mlxcpld_default_wc_items[] = {
|
|
|
|
|
static
|
|
|
|
|
struct mlxreg_core_hotplug_platform_data mlxplat_mlxcpld_default_wc_data = {
|
|
|
|
|
.items = mlxplat_mlxcpld_default_wc_items,
|
|
|
|
|
.counter = ARRAY_SIZE(mlxplat_mlxcpld_default_wc_items),
|
|
|
|
|
.count = ARRAY_SIZE(mlxplat_mlxcpld_default_wc_items),
|
|
|
|
|
.cell = MLXPLAT_CPLD_LPC_REG_AGGR_OFFSET,
|
|
|
|
|
.mask = MLXPLAT_CPLD_AGGR_MASK_DEF,
|
|
|
|
|
.cell_low = MLXPLAT_CPLD_LPC_REG_AGGRLO_OFFSET,
|
|
|
|
@@ -902,7 +902,7 @@ struct mlxreg_core_hotplug_platform_data mlxplat_mlxcpld_default_wc_data = {
|
|
|
|
|
static
|
|
|
|
|
struct mlxreg_core_hotplug_platform_data mlxplat_mlxcpld_comex_data = {
|
|
|
|
|
.items = mlxplat_mlxcpld_comex_items,
|
|
|
|
|
.counter = ARRAY_SIZE(mlxplat_mlxcpld_comex_items),
|
|
|
|
|
.count = ARRAY_SIZE(mlxplat_mlxcpld_comex_items),
|
|
|
|
|
.cell = MLXPLAT_CPLD_LPC_REG_AGGR_OFFSET,
|
|
|
|
|
.mask = MLXPLAT_CPLD_AGGR_MASK_CARR_DEF,
|
|
|
|
|
.cell_low = MLXPLAT_CPLD_LPC_REG_AGGRCX_OFFSET,
|
|
|
|
@@ -949,7 +949,7 @@ static struct mlxreg_core_item mlxplat_mlxcpld_msn21xx_items[] = {
|
|
|
|
|
static
|
|
|
|
|
struct mlxreg_core_hotplug_platform_data mlxplat_mlxcpld_msn21xx_data = {
|
|
|
|
|
.items = mlxplat_mlxcpld_msn21xx_items,
|
|
|
|
|
.counter = ARRAY_SIZE(mlxplat_mlxcpld_msn21xx_items),
|
|
|
|
|
.count = ARRAY_SIZE(mlxplat_mlxcpld_msn21xx_items),
|
|
|
|
|
.cell = MLXPLAT_CPLD_LPC_REG_AGGR_OFFSET,
|
|
|
|
|
.mask = MLXPLAT_CPLD_AGGR_MASK_DEF,
|
|
|
|
|
.cell_low = MLXPLAT_CPLD_LPC_REG_AGGRLO_OFFSET,
|
|
|
|
@@ -1058,7 +1058,7 @@ static struct mlxreg_core_item mlxplat_mlxcpld_msn274x_items[] = {
|
|
|
|
|
static
|
|
|
|
|
struct mlxreg_core_hotplug_platform_data mlxplat_mlxcpld_msn274x_data = {
|
|
|
|
|
.items = mlxplat_mlxcpld_msn274x_items,
|
|
|
|
|
.counter = ARRAY_SIZE(mlxplat_mlxcpld_msn274x_items),
|
|
|
|
|
.count = ARRAY_SIZE(mlxplat_mlxcpld_msn274x_items),
|
|
|
|
|
.cell = MLXPLAT_CPLD_LPC_REG_AGGR_OFFSET,
|
|
|
|
|
.mask = MLXPLAT_CPLD_AGGR_MASK_NG_DEF,
|
|
|
|
|
.cell_low = MLXPLAT_CPLD_LPC_REG_AGGRLO_OFFSET,
|
|
|
|
@@ -1105,7 +1105,7 @@ static struct mlxreg_core_item mlxplat_mlxcpld_msn201x_items[] = {
|
|
|
|
|
static
|
|
|
|
|
struct mlxreg_core_hotplug_platform_data mlxplat_mlxcpld_msn201x_data = {
|
|
|
|
|
.items = mlxplat_mlxcpld_msn201x_items,
|
|
|
|
|
.counter = ARRAY_SIZE(mlxplat_mlxcpld_msn201x_items),
|
|
|
|
|
.count = ARRAY_SIZE(mlxplat_mlxcpld_msn201x_items),
|
|
|
|
|
.cell = MLXPLAT_CPLD_LPC_REG_AGGR_OFFSET,
|
|
|
|
|
.mask = MLXPLAT_CPLD_AGGR_MASK_DEF,
|
|
|
|
|
.cell_low = MLXPLAT_CPLD_LPC_REG_AGGRLO_OFFSET,
|
|
|
|
@@ -1229,7 +1229,7 @@ static struct mlxreg_core_item mlxplat_mlxcpld_default_ng_items[] = {
|
|
|
|
|
static
|
|
|
|
|
struct mlxreg_core_hotplug_platform_data mlxplat_mlxcpld_default_ng_data = {
|
|
|
|
|
.items = mlxplat_mlxcpld_default_ng_items,
|
|
|
|
|
.counter = ARRAY_SIZE(mlxplat_mlxcpld_default_ng_items),
|
|
|
|
|
.count = ARRAY_SIZE(mlxplat_mlxcpld_default_ng_items),
|
|
|
|
|
.cell = MLXPLAT_CPLD_LPC_REG_AGGR_OFFSET,
|
|
|
|
|
.mask = MLXPLAT_CPLD_AGGR_MASK_NG_DEF | MLXPLAT_CPLD_AGGR_MASK_COMEX,
|
|
|
|
|
.cell_low = MLXPLAT_CPLD_LPC_REG_AGGRLO_OFFSET,
|
|
|
|
@@ -1389,7 +1389,7 @@ static struct mlxreg_core_item mlxplat_mlxcpld_ng800_items[] = {
|
|
|
|
|
static
|
|
|
|
|
struct mlxreg_core_hotplug_platform_data mlxplat_mlxcpld_ext_data = {
|
|
|
|
|
.items = mlxplat_mlxcpld_ext_items,
|
|
|
|
|
.counter = ARRAY_SIZE(mlxplat_mlxcpld_ext_items),
|
|
|
|
|
.count = ARRAY_SIZE(mlxplat_mlxcpld_ext_items),
|
|
|
|
|
.cell = MLXPLAT_CPLD_LPC_REG_AGGR_OFFSET,
|
|
|
|
|
.mask = MLXPLAT_CPLD_AGGR_MASK_NG_DEF | MLXPLAT_CPLD_AGGR_MASK_COMEX,
|
|
|
|
|
.cell_low = MLXPLAT_CPLD_LPC_REG_AGGRLO_OFFSET,
|
|
|
|
@@ -1399,7 +1399,7 @@ struct mlxreg_core_hotplug_platform_data mlxplat_mlxcpld_ext_data = {
|
|
|
|
|
static
|
|
|
|
|
struct mlxreg_core_hotplug_platform_data mlxplat_mlxcpld_ng800_data = {
|
|
|
|
|
.items = mlxplat_mlxcpld_ng800_items,
|
|
|
|
|
.counter = ARRAY_SIZE(mlxplat_mlxcpld_ng800_items),
|
|
|
|
|
.count = ARRAY_SIZE(mlxplat_mlxcpld_ng800_items),
|
|
|
|
|
.cell = MLXPLAT_CPLD_LPC_REG_AGGR_OFFSET,
|
|
|
|
|
.mask = MLXPLAT_CPLD_AGGR_MASK_NG_DEF | MLXPLAT_CPLD_AGGR_MASK_COMEX,
|
|
|
|
|
.cell_low = MLXPLAT_CPLD_LPC_REG_AGGRLO_OFFSET,
|
|
|
|
@@ -2240,7 +2240,7 @@ static struct mlxreg_core_item mlxplat_mlxcpld_modular_items[] = {
|
|
|
|
|
static
|
|
|
|
|
struct mlxreg_core_hotplug_platform_data mlxplat_mlxcpld_modular_data = {
|
|
|
|
|
.items = mlxplat_mlxcpld_modular_items,
|
|
|
|
|
.counter = ARRAY_SIZE(mlxplat_mlxcpld_modular_items),
|
|
|
|
|
.count = ARRAY_SIZE(mlxplat_mlxcpld_modular_items),
|
|
|
|
|
.cell = MLXPLAT_CPLD_LPC_REG_AGGR_OFFSET,
|
|
|
|
|
.mask = MLXPLAT_CPLD_AGGR_MASK_MODULAR,
|
|
|
|
|
.cell_low = MLXPLAT_CPLD_LPC_REG_AGGRLO_OFFSET,
|
|
|
|
@@ -2272,7 +2272,7 @@ static struct mlxreg_core_item mlxplat_mlxcpld_chassis_blade_items[] = {
|
|
|
|
|
static
|
|
|
|
|
struct mlxreg_core_hotplug_platform_data mlxplat_mlxcpld_chassis_blade_data = {
|
|
|
|
|
.items = mlxplat_mlxcpld_chassis_blade_items,
|
|
|
|
|
.counter = ARRAY_SIZE(mlxplat_mlxcpld_chassis_blade_items),
|
|
|
|
|
.count = ARRAY_SIZE(mlxplat_mlxcpld_chassis_blade_items),
|
|
|
|
|
.cell = MLXPLAT_CPLD_LPC_REG_AGGR_OFFSET,
|
|
|
|
|
.mask = MLXPLAT_CPLD_AGGR_MASK_COMEX,
|
|
|
|
|
.cell_low = MLXPLAT_CPLD_LPC_REG_AGGRLO_OFFSET,
|
|
|
|
@@ -2363,7 +2363,7 @@ static struct mlxreg_core_item mlxplat_mlxcpld_rack_switch_items[] = {
|
|
|
|
|
static
|
|
|
|
|
struct mlxreg_core_hotplug_platform_data mlxplat_mlxcpld_rack_switch_data = {
|
|
|
|
|
.items = mlxplat_mlxcpld_rack_switch_items,
|
|
|
|
|
.counter = ARRAY_SIZE(mlxplat_mlxcpld_rack_switch_items),
|
|
|
|
|
.count = ARRAY_SIZE(mlxplat_mlxcpld_rack_switch_items),
|
|
|
|
|
.cell = MLXPLAT_CPLD_LPC_REG_AGGR_OFFSET,
|
|
|
|
|
.mask = MLXPLAT_CPLD_AGGR_MASK_NG_DEF | MLXPLAT_CPLD_AGGR_MASK_COMEX,
|
|
|
|
|
.cell_low = MLXPLAT_CPLD_LPC_REG_AGGRLO_OFFSET,
|
|
|
|
@@ -2518,7 +2518,7 @@ static struct mlxreg_core_item mlxplat_mlxcpld_l1_switch_events_items[] = {
|
|
|
|
|
static
|
|
|
|
|
struct mlxreg_core_hotplug_platform_data mlxplat_mlxcpld_l1_switch_data = {
|
|
|
|
|
.items = mlxplat_mlxcpld_l1_switch_events_items,
|
|
|
|
|
.counter = ARRAY_SIZE(mlxplat_mlxcpld_l1_switch_events_items),
|
|
|
|
|
.count = ARRAY_SIZE(mlxplat_mlxcpld_l1_switch_events_items),
|
|
|
|
|
.cell = MLXPLAT_CPLD_LPC_REG_AGGR_OFFSET,
|
|
|
|
|
.mask = MLXPLAT_CPLD_AGGR_MASK_NG_DEF | MLXPLAT_CPLD_AGGR_MASK_COMEX,
|
|
|
|
|
.cell_low = MLXPLAT_CPLD_LPC_REG_AGGRLO_OFFSET,
|
|
|
|
|