Merge tag 'drm-intel-next-2019-10-07' of git://anongit.freedesktop.org/drm/drm-intel into drm-next
UAPI Changes: - Never allow userptr into the mappable GGTT (Chris) No existing users. Avoid anyone from even trying to spare a deadlock scenario. Cross-subsystem Changes: Core Changes: Driver Changes: - Eliminate struct_mutex use as BKL! (Chris) Only used for execbuf serialisation. - Initialize DDI TC and TBT ports (D-I) on Tigerlake (Lucas) - Fix DKL link training for 2.7GHz and 1.62GHz (Jose) - Add Tigerlake DKL PHY programming sequences (Clinton) - Add Tigerlake Thunderbolt PLL divider values (Imre) - drm/i915: Use helpers for drm_mm_node booleans (Chris) - Restrict L3 remapping sysfs interface to dwords (Chris) - Fix audio power up sequence for gen10+ display (Kai) - Skip redundant execlist resubmission (Chris) - Only unwedge if we can reset GPU first (Chris) - Initialise breadcrumb lists on the virtual engine (Chris) - Don't rely on kernel context existing during early errors (Matt A) - Update Icelake+ MG_DP_MODE programming table (Clinton) - Update DMC firmware for Icelake (Anusha) - Downgrade DP MST error after unplugging TypeC cable (Srinivasan) - Limit MST modes based on plane size too (Ville) - Polish intel_tv_mode_valid() (Ville) - Fix g4x sprite scaling stride check with GTT remapping (Ville) - Don't advertize non-exisiting crtcs (Ville) - Clean up encoder->crtc_mask setup (Ville) - Use tc_port instead of port parameter to MG registers (Jose) - Remove static variable for aux last status (Jani) - Implement a better i945gm vblank irq vs. C-states workaround (Ville) - Make the object creation interface consistent (CQ) - Rename intel_vga_msr_write() to intel_vga_reset_io_mem() (Jani, Ville) - Eliminate previous drm_dbg/drm_err usage (Jani) - Move gmbus setup down to intel_modeset_init() (Jani) - Abstract all vgaarb access to intel_vga.[ch] (Jani) - Split out i915_switcheroo.[ch] from i915_drv.c (Jani) - Use intel_gt in has_reset* (Chris) - Eliminate return value for i915_gem_init_early (Matt A) - Selftest improvements (Chris) - Update HuC firmware header version number format (Daniele) Signed-off-by: Dave Airlie <airlied@redhat.com> From: Joonas Lahtinen <joonas.lahtinen@linux.intel.com> Link: https://patchwork.freedesktop.org/patch/msgid/20191007134801.GA24313@jlahtine-desk.ger.corp.intel.com
This commit is contained in:
@@ -100,22 +100,4 @@ extern struct resource intel_graphics_stolen_res;
|
||||
#define INTEL_GEN11_BSM_DW1 0xc4
|
||||
#define INTEL_BSM_MASK (-(1u << 20))
|
||||
|
||||
enum port {
|
||||
PORT_NONE = -1,
|
||||
|
||||
PORT_A = 0,
|
||||
PORT_B,
|
||||
PORT_C,
|
||||
PORT_D,
|
||||
PORT_E,
|
||||
PORT_F,
|
||||
PORT_G,
|
||||
PORT_H,
|
||||
PORT_I,
|
||||
|
||||
I915_MAX_PORTS
|
||||
};
|
||||
|
||||
#define port_name(p) ((p) + 'A')
|
||||
|
||||
#endif /* _I915_DRM_H_ */
|
||||
|
||||
@@ -1,6 +1,6 @@
|
||||
/* SPDX-License-Identifier: (GPL-2.0+) */
|
||||
/*
|
||||
* Copyright © 2017-2018 Intel Corporation
|
||||
* Copyright © 2017-2019 Intel Corporation
|
||||
*
|
||||
* Authors:
|
||||
* Ramalingam C <ramalingam.c@intel.com>
|
||||
@@ -42,9 +42,44 @@ enum hdcp_wired_protocol {
|
||||
HDCP_PROTOCOL_DP
|
||||
};
|
||||
|
||||
enum mei_fw_ddi {
|
||||
MEI_DDI_INVALID_PORT = 0x0,
|
||||
|
||||
MEI_DDI_B = 1,
|
||||
MEI_DDI_C,
|
||||
MEI_DDI_D,
|
||||
MEI_DDI_E,
|
||||
MEI_DDI_F,
|
||||
MEI_DDI_A = 7,
|
||||
MEI_DDI_RANGE_END = MEI_DDI_A,
|
||||
};
|
||||
|
||||
/**
|
||||
* enum mei_fw_tc - ME Firmware defined index for transcoders
|
||||
* @MEI_INVALID_TRANSCODER: Index for Invalid transcoder
|
||||
* @MEI_TRANSCODER_EDP: Index for EDP Transcoder
|
||||
* @MEI_TRANSCODER_DSI0: Index for DSI0 Transcoder
|
||||
* @MEI_TRANSCODER_DSI1: Index for DSI1 Transcoder
|
||||
* @MEI_TRANSCODER_A: Index for Transcoder A
|
||||
* @MEI_TRANSCODER_B: Index for Transcoder B
|
||||
* @MEI_TRANSCODER_C: Index for Transcoder C
|
||||
* @MEI_TRANSCODER_D: Index for Transcoder D
|
||||
*/
|
||||
enum mei_fw_tc {
|
||||
MEI_INVALID_TRANSCODER = 0x00,
|
||||
MEI_TRANSCODER_EDP,
|
||||
MEI_TRANSCODER_DSI0,
|
||||
MEI_TRANSCODER_DSI1,
|
||||
MEI_TRANSCODER_A = 0x10,
|
||||
MEI_TRANSCODER_B,
|
||||
MEI_TRANSCODER_C,
|
||||
MEI_TRANSCODER_D
|
||||
};
|
||||
|
||||
/**
|
||||
* struct hdcp_port_data - intel specific HDCP port data
|
||||
* @port: port index as per I915
|
||||
* @fw_ddi: ddi index as per ME FW
|
||||
* @fw_tc: transcoder index as per ME FW
|
||||
* @port_type: HDCP port type as per ME FW classification
|
||||
* @protocol: HDCP adaptation as per ME FW
|
||||
* @k: No of streams transmitted on a port. Only on DP MST this is != 1
|
||||
@@ -56,7 +91,8 @@ enum hdcp_wired_protocol {
|
||||
* streams
|
||||
*/
|
||||
struct hdcp_port_data {
|
||||
enum port port;
|
||||
enum mei_fw_ddi fw_ddi;
|
||||
enum mei_fw_tc fw_tc;
|
||||
u8 port_type;
|
||||
u8 protocol;
|
||||
u16 k;
|
||||
|
||||
Reference in New Issue
Block a user