forked from OERV-BSP/u-boot
5138d3a561
Add omap common environment variables to .env. We retain the old-style C environment .h files to maintain compatibility with other omap devices that have not moved to using .env yet. Signed-off-by: Anurag Dutta <a-dutta@ti.com>
91 lines
2.4 KiB
C
91 lines
2.4 KiB
C
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* (C) Copyright 2013
|
|
* Texas Instruments Incorporated.
|
|
* Sricharan R <r.sricharan@ti.com>
|
|
*
|
|
* Derived from OMAP4 done by:
|
|
* Aneesh V <aneesh@ti.com>
|
|
*
|
|
* TI OMAP5 AND DRA7XX common configuration settings
|
|
*
|
|
* For more details, please see the technical documents listed at
|
|
* https://www.ti.com/product/omap5432
|
|
*/
|
|
|
|
#ifndef __CONFIG_TI_OMAP5_COMMON_H
|
|
#define __CONFIG_TI_OMAP5_COMMON_H
|
|
|
|
/* Use General purpose timer 1 */
|
|
#define CFG_SYS_TIMERBASE GPT2_BASE
|
|
|
|
#include <linux/stringify.h>
|
|
|
|
#include <asm/arch/cpu.h>
|
|
#include <asm/arch/omap.h>
|
|
|
|
#include <configs/ti_armv7_omap.h>
|
|
|
|
/*
|
|
* Hardware drivers
|
|
*/
|
|
#define CFG_SYS_NS16550_CLK 48000000
|
|
|
|
/*
|
|
* Environment setup
|
|
*/
|
|
|
|
#ifndef DFUARGS
|
|
#define DFUARGS
|
|
#endif
|
|
|
|
#define BOOT_TARGET_DEVICES(func) \
|
|
func(TI_MMC, ti_mmc, na) \
|
|
func(MMC, mmc, 0) \
|
|
func(MMC, mmc, 1) \
|
|
func(PXE, pxe, na) \
|
|
func(DHCP, dhcp, na)
|
|
|
|
#define BOOTENV_DEV_TI_MMC(devtypeu, devtypel, instance) \
|
|
"bootcmd_ti_mmc= run get_name_kern; run mmcboot\0"
|
|
|
|
#define BOOTENV_DEV_NAME_TI_MMC(devtyeu, devtypel, instance) \
|
|
"ti_mmc "
|
|
|
|
#include <config_distro_bootcmd.h>
|
|
|
|
#define CFG_EXTRA_ENV_SETTINGS \
|
|
BOOTENV
|
|
|
|
/*
|
|
* SPL related defines. The Public RAM memory map the ROM defines the
|
|
* area between 0x40300000 and 0x4031E000 as a download area for OMAP5.
|
|
* On DRA7xx/AM57XX the download area is between 0x40300000 and 0x4037E000.
|
|
* We set CONFIG_SPL_DISPLAY_PRINT to have omap_rev_string() called and
|
|
* print some information.
|
|
*/
|
|
#ifdef CONFIG_TI_SECURE_DEVICE
|
|
/*
|
|
* For memory booting on HS parts, the first 4KB of the internal RAM is
|
|
* reserved for secure world use and the flash loader image is
|
|
* preceded by a secure certificate. The SPL will therefore run in internal
|
|
* RAM from address 0x40301350 (0x40300000+0x1000(reserved)+0x350(cert)).
|
|
*/
|
|
#define TI_OMAP5_SECURE_BOOT_RESV_SRAM_SZ 0x1000
|
|
/* If no specific start address is specified then the secure EMIF
|
|
* region will be placed at the end of the DDR space. In order to prevent
|
|
* the main u-boot relocation from clobbering that memory and causing a
|
|
* firewall violation, we tell u-boot that memory is protected RAM (PRAM)
|
|
*/
|
|
#if (CONFIG_TI_SECURE_EMIF_REGION_START == 0)
|
|
#define CFG_PRAM (CONFIG_TI_SECURE_EMIF_TOTAL_REGION_SIZE) >> 10
|
|
#endif
|
|
#else
|
|
/*
|
|
* For all booting on GP parts, the flash loader image is
|
|
* downloaded into internal RAM at address 0x40300000.
|
|
*/
|
|
#endif
|
|
|
|
#endif /* __CONFIG_TI_OMAP5_COMMON_H */
|