forked from OERV-BSP/u-boot
1487c34efa
Most R-Car Gen3 and Gen4 systems require extalr_clk very early
in the boot process. Currently the extalr_clk { bootph-all } DT
property to indicate this clock should be available early is set
in each SoC U-Boot DT extras file. Deduplicate this assignment to
new common r8a779x-rcar64-u-boot.dtsi file.
Note that R-Car Gen3 R8A77990 E3 and R8A77995 D3 and RZ R8A774C0
do not require extalr_clk early, therefore these SoCs still include
plain r8a779x-u-boot.dtsi in their U-Boot DT extras .
Signed-off-by: Marek Vasut <marek.vasut+renesas@mailbox.org>
25 lines
593 B
Plaintext
25 lines
593 B
Plaintext
// SPDX-License-Identifier: GPL-2.0
|
|
/*
|
|
* Device Tree Source extras for U-Boot on R-Car R8A779F0 SoC
|
|
*
|
|
* Copyright (C) 2021 Renesas Electronics Corp.
|
|
*/
|
|
|
|
#include "r8a779x-rcar64-u-boot.dtsi"
|
|
|
|
/ {
|
|
soc {
|
|
rpc: spi@ee200000 {
|
|
compatible = "renesas,r8a779f0-rpc-if", "renesas,rcar-gen4-rpc-if";
|
|
reg = <0 0xee200000 0 0x200>, <0 0x08000000 0 0x04000000>;
|
|
interrupts = <GIC_SPI 135 IRQ_TYPE_LEVEL_HIGH>;
|
|
clocks = <&cpg CPG_MOD 629>;
|
|
power-domains = <&sysc R8A779F0_PD_ALWAYS_ON>;
|
|
resets = <&cpg 629>;
|
|
bank-width = <2>;
|
|
num-cs = <1>;
|
|
status = "disabled";
|
|
};
|
|
};
|
|
};
|