forked from OERV-BSP/u-boot
80e9b279a3
Split br_resetc_bmode function to add support for reading of reset reason in board code with br_resetc_bmode_get. Signed-off-by: Bernhard Messerklinger <bernhard.messerklinger@br-automation.com> Link: https://lore.kernel.org/r/20250404072819.69642-4-bernhard.messerklinger@br-automation.com Signed-off-by: Michal Simek <michal.simek@amd.com>
27 lines
767 B
C
27 lines
767 B
C
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* common reset-controller functions for B&R boards
|
|
*
|
|
* Copyright (C) 2019 Hannes Schmelzer <oe5hpm@oevsv.at>
|
|
* B&R Industrial Automation GmbH - http://www.br-automation.com/ *
|
|
*/
|
|
#ifndef __CONFIG_BRRESETC_H__
|
|
#define __CONFIG_BRRESETC_H__
|
|
|
|
int br_resetc_regget(u8 reg, u8 *dst);
|
|
int br_resetc_regset(u8 reg, u8 val);
|
|
int br_resetc_bmode(void);
|
|
int br_resetc_bmode_get(unsigned int *bmode);
|
|
|
|
/* reset controller register defines */
|
|
#define RSTCTRL_CTRLREG 0x01
|
|
#define RSTCTRL_SCRATCHREG0 0x04
|
|
#define RSTCTRL_ENHSTATUS 0x07
|
|
#define RSTCTRL_SCRATCHREG1 0x08
|
|
#define RSTCTRL_RSTCAUSE 0x00
|
|
#define RSTCTRL_ERSTCAUSE 0x09
|
|
#define RSTCTRL_SPECGPIO_I 0x0A
|
|
#define RSTCTRL_SPECGPIO_O 0x0B
|
|
|
|
#endif /* __CONFIG_BRRESETC_H__ */
|