forked from OERV-BSP/u-boot
8b410cab51
On several RISC-V boards we have seen that 1 MiB is a insufficient value for CONFIG_SPL_SYS_MALLOC_SIZE. For instance qemu-riscv32_spl_defconfig fails booting because u-boot.itb exceeds 1 MiB. 8 MiB is a reasonable value that allows adding FPGA blobs or splash images to main U-boot. Reported-by: Simon Glass <sjg@chromium.org> Signed-off-by: Heinrich Schuchardt <heinrich.schuchardt@canonical.com> Reviewed-by: Leo Yu-Chi Liang <ycliang@andestech.com>
45 lines
1.2 KiB
Plaintext
45 lines
1.2 KiB
Plaintext
CONFIG_RISCV=y
|
|
CONFIG_SYS_MALLOC_LEN=0xe00000
|
|
CONFIG_NR_DRAM_BANKS=1
|
|
CONFIG_HAS_CUSTOM_SYS_INIT_SP_ADDR=y
|
|
CONFIG_CUSTOM_SYS_INIT_SP_ADDR=0x81200000
|
|
CONFIG_ENV_SIZE=0x20000
|
|
CONFIG_DEFAULT_DEVICE_TREE="xilinx-mbv64"
|
|
CONFIG_SPL_STACK=0x80200000
|
|
CONFIG_SPL_BSS_START_ADDR=0x84000000
|
|
CONFIG_SPL_BSS_MAX_SIZE=0x80000
|
|
CONFIG_SYS_LOAD_ADDR=0x80200000
|
|
CONFIG_SPL_SIZE_LIMIT=0x40000
|
|
CONFIG_SPL=y
|
|
CONFIG_DEBUG_UART_BASE=0x40600000
|
|
CONFIG_DEBUG_UART_CLOCK=100000000
|
|
CONFIG_SYS_CLK_FREQ=100000000
|
|
CONFIG_BOOT_SCRIPT_OFFSET=0x0
|
|
CONFIG_DEBUG_UART=y
|
|
CONFIG_TARGET_XILINX_MBV=y
|
|
CONFIG_ARCH_RV64I=y
|
|
# CONFIG_SPL_SMP is not set
|
|
CONFIG_REMAKE_ELF=y
|
|
CONFIG_FIT=y
|
|
CONFIG_SPL_LOAD_FIT_ADDRESS=0x80200000
|
|
CONFIG_DISTRO_DEFAULTS=y
|
|
CONFIG_DISPLAY_CPUINFO=y
|
|
CONFIG_DISPLAY_BOARDINFO=y
|
|
# CONFIG_BOARD_LATE_INIT is not set
|
|
CONFIG_SPL_MAX_SIZE=0x40000
|
|
# CONFIG_SPL_SHARES_INIT_SP_ADDR is not set
|
|
CONFIG_SPL_HAVE_INIT_STACK=y
|
|
CONFIG_SPL_SYS_MALLOC=y
|
|
# CONFIG_CMD_MII is not set
|
|
CONFIG_CMD_TIMER=y
|
|
CONFIG_SYS_RELOC_GD_ENV_ADDR=y
|
|
CONFIG_SPL_DM_SEQ_ALIAS=y
|
|
CONFIG_DM_MTD=y
|
|
CONFIG_DEBUG_UART_ANNOUNCE=y
|
|
CONFIG_DEBUG_UART_SKIP_INIT=y
|
|
CONFIG_XILINX_UARTLITE=y
|
|
CONFIG_XILINX_TIMER=y
|
|
# CONFIG_BINMAN_FDT is not set
|
|
CONFIG_PANIC_HANG=y
|
|
CONFIG_SPL_GZIP=y
|