forked from OERV-BSP/u-boot
Merge tag 'xilinx-for-v2021.04' of https://gitlab.denx.de/u-boot/custodians/u-boot-microblaze into next
Xilinx changes for v2021.04 arm64: - DT updates microblaze: - Add support for NOR device support spi: - Fix unaligned data write issue nand: - Minor code change xilinx: - Fru fix in limit calculation - Fill git repo link for all Xilinx boards video: - Add support for seps525 spi display tools: - Minor Vitis file support cmd/common - Minor code indentation fixes serial: - Uartlite debug uart initialization fix
This commit is contained in:
24
doc/device-tree-bindings/video/syncoam,seps525.txt
Normal file
24
doc/device-tree-bindings/video/syncoam,seps525.txt
Normal file
@@ -0,0 +1,24 @@
|
||||
spi based seps525 framebuffer display driver
|
||||
|
||||
Driver for seps525 display controller (in spi mode), This binding supports selection
|
||||
of spi chipselect, spi max frequency, gpio to drive dc and reset pin of seps525
|
||||
controller and spi transaction bit length.
|
||||
|
||||
Required properties:
|
||||
- compatible: "syncoam,seps525"
|
||||
- reg: Specifies the chip-select the seps525 is connected to on the spi bus
|
||||
- reset-gpios: gpio connected to reset pin of seps525 controller.
|
||||
- dc-gpios: gpio connected to dc pin of seps525 controller:
|
||||
- buswidth: bitlength of each spi transaction
|
||||
|
||||
Example:
|
||||
displayspi@0 {
|
||||
compatible = "syncoam,seps525";
|
||||
reg = <0>;
|
||||
spi-max-frequency = <10000000>;
|
||||
spi-cpol;
|
||||
spi-cpha;
|
||||
buswidth = <8>;
|
||||
reset-gpios = <&gpio 0x1c GPIO_ACTIVE_LOW>;
|
||||
dc-gpios = <&gpio 0x1b GPIO_ACTIVE_HIGH>;
|
||||
};
|
||||
Reference in New Issue
Block a user